



Europäisches Patentamt
European Patent Office
Office européen des brevets

⑩ Publication number:

0 279 769
A2

⑫

EUROPEAN PATENT APPLICATION

㉑ Application number: 88630026.8

㉓ Int. Cl.4: H 05 K 1/03
H 01 L 23/14, H 01 B 3/12

㉒ Date of filing: 17.02.88

㉔ Priority: 17.02.87 US 15191

㉕ Inventor: Arthur, David J.
31 Fales Avenue
Norwood Massachusetts 02063 (US)

㉖ Date of publication of application:
24.08.88 Bulletin 88/34

Mosko, John C.
2418 Calf Run Drive
Wilmington Delaware 19808 (US)

㉗ Designated Contracting States: DE FR GB IT

Jackson, Connie S.
R.R. No. 1, Box 302
Thomson Connecticut 06277 (US)

㉘ Applicant: ROGERS CORPORATION
Main Street
Rogers, Conn. 06263 (US)


Traut, Robert G.
Route 6A
Killingly Connecticut 06239 (US)

㉙ Representative: Meyers, Ernest et al
Office de Brevets Freylinger & Associés 48 rue du
Cimetière B.P. 1153
L-1011 Luxembourg (LU)

㉚ Electrical substrate material, multilayer circuit and integrated circuit chip carrier package comprising said material.

㉛ A ceramic filled fluoropolymer-based electrical substrate material well suited for forming rigid printed wiring board substrate materials and integrated circuit chip carriers is presented which exhibits improved electrical performance over other printed wiring board materials and circuit chip carriers. Also, the low coefficients of thermal expansion and compliant nature of this electrical substrate material results in improved surface mount reliability and plated through-hole reliability. The electrical substrate material preferably comprises polytetrafluoroethylene filled with silica along with a small amount of microfiberglass. In an important feature of this invention, the ceramic filler (silica) is coated with a silane coating material which renders the surface of the ceramic hydrophobic and provides improved tensile strength, peel strength and dimensional stability.

FIG. 3



EP 0 279 769 A2

Description**ELECTRICAL SUBSTRATE MATERIAL****Background of the Invention:**

5 **FIELD OF THE INVENTION**

This invention relates to an electrical substrate material particularly useful as a circuit or wiring board substrate material and the printed wiring boards formed therefrom; and as an improved packaging system for integrated circuit chips. More particularly, this invention relates to a new and improved printed wiring board 10 substrate comprised of a ceramic filled, microfiberglass reinforced fluoropolymer composite material which exhibits improved electrical performance over other printed wiring board substrate materials; and exhibits low coefficients of thermal expansion and relatively high compliance resulting in improved surface mount and plated through-hole reliability. The high degree of compliance of such a highly filled composite is an unexpected result. The ceramic filler is coated with a material (preferably silane) which renders the surface of 15 the ceramic hydrophobic as well as providing other important and unexpected features. This ceramic filled, microfiberglass reinforced fluoropolymer composite material is also well suited for use in an improved packaging system for integrated circuit chips.

DESCRIPTION OF THE PRIOR ART:

20 The performance of high speed computers is becoming increasingly limited by current methods of interconnection, from the printed wiring board (PWB) level on up. As ECL or GaAs logic devices are developed with high operating frequencies and shorter rise-times, the PWB substrate, particularly the material comprising the substrates, becomes an important component of circuit design, and substrate material selection is critical. Presently, two major issues for substrate selection are: (1) electrical performance; and (2) 25 surface mount reliability.

For improved electrical performance, and lower dielectric constant, lower loss PWB materials are required, with these properties being stable over wide frequency and temperature ranges. PWB substrate materials currently used which provide reliable electrical performance for high speed applications include fluoropolymer (PTFE) glass composite materials.

30 In order to use surface mount technology reliably, a close match of the coefficients of thermal expansion (CTE) of the electronic package and the PWB substrate is required to reduce stress on solder joints. However, since the package and the board usually heat up at different rates, a close CTE-match may not be enough. A compliant (low modulus) substrate minimizes the stress on the solder joint resulting from differential strain between the package and the board. Such substrate materials demonstrating favorable coefficients of thermal 35 expansion in the X-Y plane include polyimide/quartz and polyimide/KEVLAR composite materials.

However, no prior art approach has successfully provided a PWB substrate which has effective electrical performance as well as surface mount reliability. While PTFE/glass composites have excellent electrical properties, these materials have poor dimensional stability leading to poor surface mount reliability. Conversely, while polyimide/quartz and polyimide/KEVLAR have excellent surface mount reliability 40 characteristics, these materials have relatively high dielectric constant and high loss (or dissipation factor) leading to poor electrical performance. In addition, no prior art approach has a Z-direction thermal expansion coefficient that is sufficiently close to that of copper so that high reliability plated through hole interconnections are achieved.

45 It will be appreciated that similar requirements (i.e., improved electrical performance and surface mount reliability) exist for surface mounted IC chip carrier packages as well as PWB substrates. Presently available chip carriers are generally comprised of ceramic materials or polymeric materials. Each of these materials have several known disadvantages in terms of electrical properties, environmental resistance, cost and size limitations and/or surface mount reliability.

50 U.S. Patent No 4,335,180 discloses an electrical substrate material which has both improved electrical properties and surface mount reliability. This material is described as a microwave circuit board comprised of a glass reinforced fluoropolymer filled with a ceramic. While suitable for its intended purposes, the microwave material of Patent No. 4,335,180 suffers from an important deficiency in that the material exhibits a high degree of water absorption (i.e., the material is hydrophilic). As a result, moisture is absorbed into the microwave circuit leading to undesirable changes in the electrical and other properties of the circuit. Also, this material 55 suffers from other drawbacks including low strength, poor copper adhesion and poor dimensional stability.

Summary of the Invention:

The above-discussed and other disadvantages and deficiencies of the prior art are overcome or alleviated by the electric substrate material of the present invention which provides improved PWB substrates and PWB constructions based upon said substrate; as well as providing improved integrated circuit chip carrier packages.

In accordance with the present invention, a PWB substrate material exhibiting improved electrical performance and excellent thermal expansion and compliancy properties comprises a ceramic filled

fluoropolymer wherein the ceramic material has the following properties:

- (1) low dielectric constant;
- (2) low loss;
- (3) low thermal expansion; and
- (4) chemically inert.

Preferably, the ceramic filler material comprises an amorphous fused silica (SiO_2) powder. Also, in a preferred embodiment, the ceramic filled fluoropolymer includes a small degree of glass microfiber reinforcement.

A critical feature of the present invention is that the ceramic filler is coated with a silane coating material which renders the surface of the ceramic hydrophobic thereby precluding undesirable water absorption into the PWB substrate. The silane coatings also contribute unexpected improvements to substrate/copper adhesion, strength and dimensional stability. These results were not expected since the silane coating does not chemically bond to the fluoropolymer matrix.

The coated ceramic, reinforced fluoropolymer of the present invention offers a low dielectric constant, for low signal propagation delay; low crosstalk and reduced board thickness; low loss at high frequencies, providing significant reduction in rise-time degradation; excellent control of dielectric constant and thickness, vital for impedance control; and improved thermal conductivity for better heat dissipation. The fluoropolymer based PWB substrate of the present invention also exhibits low CTE in the X-Y plane and the material's inherent compliancy and dimensional stability make it suitable for surface mount applications; while its low CTE in the Z direction yields excellent plated-through-hole reliability. These excellent electrical and thermal expansion characteristics make it suitable for high speed digital and microwave applications requiring surface mounted devices and/or multilayer constructions.

A surface mountable IC chip carrier package comprised of the ceramic filled fluoropolymer composite described above will also exhibit improved electrical and surface mounting properties. In fact, the fluoropolymer composite chip carrier of the present invention may be compounded so as to match the thermal expansion of the printed circuit board thereby minimizing the thermal mismatch between the chip carrier and the PWB. The matching of thermal expansion is easier to achieve when the chip carrier of the present invention is used in conjunction with the PWB substrate of the present invention as the composition thereof will be identical or substantially identical. Also, and just as important, the chip carrier in accordance with the present invention provides many advantages so far as electrical characteristics thereof are concerned. The fluoropolymer composite chip carriers of the present invention are characterized by very low dielectric constant and dissipation factors when compared to prior art ceramic, epoxy or polyimide based chip carriers.

Finally, the silane coated ceramic filled fluoropolymer of the present invention may be utilized as a bonding ploy or adhesive layer for bonding together circuit layers in a multilayer circuit board.

The above-discussed and other features and advantages of the present invention will be apparent to and understood by those skilled in the art from the following detailed description and drawings.

Brief Description of the Drawings:

Referring now to the drawing wherein like elements are numbered alike in the several FIGURES:

FIGURE 1 is a plan view of a printed wiring board in accordance with the present invention;

FIGURE 2 is a cross-sectional elevation view along the line 2-2 of FIGURE 1;

FIGURE 3 is a cross-sectional elevation view of a multi-layer printed wiring board in accordance with the present invention;

FIGURE 4 is a cross-sectional elevation view of a stripline configuration of a printed wiring board in accordance with the present invention;

FIGURE 5 is a cross-sectional elevation view of a "dual" stripline configuration of the printed wiring board in accordance with the present invention;

FIGURE 6 is an isometric view of a chip carrier package in accordance with the present invention;

FIGURE 7 is a graph of X-Y thermal expansion versus filler content;

FIGURE 8 is a graph of Z axis thermal expansion versus filler content;

FIGURE 9 is a graph of backward crosstalk versus line spacing for a printed wiring board in accordance with the present invention;

FIGURE 10 is a graph showing solder joint reliability tests; and

FIGURE 11 is a graph of differential strain versus CTE in the Z direction for several PWB materials.

Description of the Preferred Embodiment:

The electrical substrate material of the present invention which is well suited for forming printed wiring board (PWB) substrate materials and integrated circuit chip carriers comprises a fluoropolymeric material filled with a coated ceramic material; the ceramic material having a low dielectric constant, low loss, low coefficient of thermal expansion, as well as being chemically inert. A preferred ceramic material which includes all of the above electrical and physical properties is silica (SiO_2), preferably amorphous fused silica powder.

An important and critical feature of the present invention is that the ceramic (i.e., silica) is coated with a material which renders the ceramic surface hydrophobic. It will be appreciated that ceramic material, particularly silica, is normally hydrophilic. It has been found that the ceramic filler used in previously discussed Patent No. 4,335,180 leads to the undesired water absorbing properties, low strength, poor copper adhesion and poor dimensional stability of that prior art material. In a preferred embodiment, this coating is a silane

material such as P-chloromethyl phenyl trimethoxy silane sold under the tradename "PROSIL 246" by Speciality Chemicals Company; "A-40" (chemical composition unknown) also manufactured by Speciality Chemicals Company; amino ethyl amino trimethoxy silane sold under the tradename "DC Z-6020" by Dow Corning Company; and a mixture of phenyl trimethoxy silane (90-95%) and amino ethyl amino propyltrimethoxy silane (5-10%) sold under the tradename "DC X1-6100" also by Dow Corning Company. Of these silane materials, DC X1-6100 has been found to be most preferred. In addition to precluding water absorption, the silane coating also leads to several other unexpected improvements including better adhesion, strength and dimensional stability (which will be discussed in more detail hereinafter). It has been found that a preferred silane coating for effecting these important features and advantages is 1% by weight of the filler (ceramic) material.

Preferably, the fluoropolymer used in the present invention is polytetrafluoroethylene (PTFE) although examples of other fluoropolymers include copolymers of fluorinated monomers such as hexa fluoropropene (HFP), tetrafluoroethylene (TFE), and perfluoro alkyl vinyl ether (PAVE). A small amount of microfiberglass (i.e., having a mean diameter on the order of 1 micron) is preferred for improved dimensional stability in the X-Y plane. It has been found that relative weight percentages of the respective component materials which provide the electrical and thermal advantages described below are 33-40 weight percent fluoropolymer; 55-71 weight percent ceramic filler with at least 1 weight percent (based upon the weight percent of the ceramic filler) silane coating and 0.2 weight percent microfiberglass. A preferred composition for the present invention is 34-36% fluoropolymer (PTFE), 62-64% silica filler (SiO_2) having a 1% percent coating of silane thereon, and 1% microfiberglass. Additional ceramic (silica) filler (at the expense of PTFE) will result in a lower thermal expansion coefficient, and therefore improved surface mount reliability. However, increased ceramic filler level results in lower cohesive strength and higher dimensional change after etching circuit patterns. Small levels (1%) of microfiberglass seem to improve dimensional stability after etching; Increased fiber content presents processing problems when making sheet thicknesses 2.5 mils and lower.

Turning now to FIGURES 1 and 2, a PWB is shown generally at 10. PWB 10 includes substrate 12 comprised of the ceramic filled fluoropolymeric material of the present invention as described above with a plurality of conductive traces 14 formed on substrate 12 using any suitable and well known technique.

In FIGURE 3, a multilayer circuit board is shown generally at 16. Multilayer board 16 comprises a plurality of layers of substrate material 18, 20 and 22, all of which are comprised of the ceramic filled fluoropolymeric material of the present invention. Each substrate layer 18, 20 and 22 has a conductive pattern 23, 24, 25 and 26 respectively thereon. Note that a substrate layer having a circuit pattern thereon defines a circuit substrate. Plated through holes 27 and 28 interconnect selected circuit patterns in a known manner.

In accordance with the present invention, separate sheets 29 and 30 of substrate material having the composition discussed above are used as an adhesive or bond ply to laminate individual circuit substrates together. In a preferred method of forming such a laminate, a stack-up of circuit substrates alternated with one or more layers of the bond ply is made. This stack-up is then fusion bonded at a high temperature whereby the entire multilayer assembly is melted and fused into a homogeneous construction with consistent electrical and mechanical properties throughout. Significantly, note that the adhesive bond ply layers 29 and 30 may be used to laminate circuit substrates comprised of materials other than the silane coated ceramic filled fluoropolymer of the present invention. Although, in a preferred embodiment, a multilayer circuit board includes circuit substrates and interleaved bond plies which are all comprised of the electrical substrate material of the present invention.

FIGURES 4 and 5 relate respectively to well known stripline and "dual" stripline configurations of the present invention. Thus, in FIGURE 4, the printed wiring board 10 of FIGURES 1 and 2 is sandwiched between a pair of metal ground shields 31 and 31'. It will be appreciated that if only one ground shield 31 is utilized, a conventional microstrip configuration will be provided. FIGURE 5 sets forth a derivation of the stripline of FIGURE 4. In FIGURE 5, conductors 32 and 34 are oriented in either the "X" direction or the "Y" direction defining a "dual" stripline configuration.

The favorable electrical and thermal properties of the electrical substrate material of the present invention make it well suited for use as a chip carrier package such as well known surface mounted leaded and leadless chip carrier and pin grid array (PGA) packages. For example, in FIGURE 6, a leadless chip carrier package is shown generally at 34 and includes a plurality of conductive pads 36 about the periphery thereof and a cavity 38 for accepting an integrated circuit. A cover 40, also comprised of the circuit substrate described hereinabove, is provided on the top surface 42 of chip carrier 34.

The process used in manufacturing the electrical substrate material of the present invention is essentially the same as the manufacturing process described in detail in U.S. Patent No. 4,335,180, which has previously been incorporated herein by reference. The primary difference between the two processes is the additional step in the present invention of coating the ceramic filler particles with a silane coupling agent. Typically, the ceramic filler particles are coated using the following procedure:

Adjust the pH of water to 3.0 by adding formic acid, and add 63 parts of the acidified water to 100 parts silica filler. Vigorously agitate the concentrated slurry in a high shear mixer (such as a Waring blender). When even dispersion of the filler is achieved, add the appropriate quantity of silane dropwise and continue mixing for about 10 minutes. Then the mixture is transferred to a stainless steel container, topped with a perforated cover, and placed in a hot air convection oven set at 120°C to dry the water from the mixture, form covalent bonds between the silane coupling agent and the filler, and polymerize the silane coating per condensation

reaction.

Other less important differences between the manufacturing process of the present invention and that described in Patent No. 4,335,180 include the following:

(1) Concentration of Cationic Flocculating Agent:

Required amount of flocculant varies with coating level and filler concentration. Typical levels of polyethylene imine flocculant for a composition of 63% SiO₂, 10% glass fiber, 36% PTFE, (coating being DC X1-6100):

<u>Silane Coating</u>	<u>Required Flocculant Level</u>	
<u>Level</u>		
0%	0.2 parts per 100 parts filler	15
0.25%	0.13 parts per 100 parts filler	
0.5%	0.11 parts per 100 parts filler	20
2.0%	0.10 parts per 100 parts filler	

(2) Lubricant Level:

Typically dipropylene glycol lubricant is used at a level of 19% weight percent based on total material weight.

(3) Y-Pass Calendering Conditions:

For thin ply production (about 0.0025"), multiple calender passes (up to five) are required through a gap of about 0.001" at roll bending pressure of 1900 psi.

(4) Lamination Cycle:

Typical conditions are; 1700 psi pressure for entire cycle; heat from room temperature to 700°F at about 3°F/min, hold for 30 minutes, cool at about 1°F/min to 500°F, cool at max rate (about 20°F/min) to room temp.

EXAMPLES

The following non-limiting Examples 1-8 show how filler level, coating level, fiber type and level affect key properties for printed circuit boards. The examples were prepared in accordance with the method described hereinabove. The results outlined in Table 1 show that an optimal cross-section of properties occurs at 63% silica filler having been coated with a DC X1-6100 silane coating. This preferred level results in low porosity, very low water absorption, high copper adhesion, improved strength and better dimensional stability.

As is clearly shown in TABLE 1, the use of a silane coating dramatically decreases water absorption and increases peel strength, tensile strength and dimensional stability. These important features and advantages are both surprising and unexpected. Note that "Ash Content" is the amount of ceramic filler and fiber remaining in the material after combustion of the fluoropolymer.

5

10

15

20

25

30

35

40

45

50

55

60

65

TABLE 1

EXAMPLE	1	2	3	4	5	6	7	8
Coating type								
Coating level (%)	0	0	0	0	0	1.0	1.0	1.0
Filler level (%)	71	71	63	63	71	63	71	63
Fiber type	Glass	Kevlar	Glass	Kevlar	Kevlar	Glass	Glass	
Fiber Level (%)	1.0	1.0	1.0	1.0	1.0	1.0	1.0	1.0
Ash Content (%)	10.5	68.1	59.9	61.0	69.2	60.9	70.5	62.1
Density (g/cm ³)	1.777	1.840	2.037	2.003	1.885	2.104	1.925	2.074
Porosity (vol. %)	18.1	14.7	6.1	7.1	12.6	2.4	11.3	4.4
Water Absorption (%)								
48 hr, 50°C	2.758	2.018	1.580	1.960	0.594	0.123	0.773	0.058
Peel Strength (lb/inch)	1.61	1.10	2.00	5.48	5.62	5.81	2.58	9.80
Young's Modulus (kpsi)	11.95	--	24.85	27.40	36.20	129.50	60.15	66.70
Tensile Strength (psi)	298	--	414	720	818	1695	956	1407
X-Y CTE (0-120°C)								
(ppm °C ⁻¹)	12	10	17	15	10	19	11	17
Z-dir CTE (0-120°C)								
(ppm °C ⁻¹)	6	7	15	16	15	20	10	23

continued

TABLE 1

EXAMPLE	1	2	3	4	5	6	7	8
Dim. Stability, X-dir (mils/inch)	+ 3.986	+ 3.417	+ 2.483	+ 2.820	+ 2.596	- 0.144	+ 1.884	+ 0.705
Dim. Stability, Y-dir (mils/inch)	+ 4.121	+ 3.527	+ 2.451	+ 2.789	+ 2.771	- 0.189	+ 1.995	+ 0.821
Dielectric Constant	2.64	2.75	2.83	2.78	2.76	2.91	2.84	2.85
Dissipation Factor	.0023	.0046	.0026	.0022	.0017	- .0024	.0034	.0016

5

10

15

20

25

30

35

40

45

50

55

60

65

In examples 9-14, the amount of silane coating is varied between 0% and 4.0% to show how changes in the level of silane effect key properties of the electrical substrate material of the present invention. As is clear from

TABLE 2, even very low levels of silane (.25%) will have reduced water-absorption and improved peel strength. Silane levels above 1% seem to favor coupling to the copper foil which result in further improvements to peel strength. However, above roughly 1% silane coating levels, the coupling between the fluoropolymer and the filler is reduced as is evidenced by decreases in strength and increases in thermal expansion coefficients. The 5 preferred amount of silane is at least 1% and more preferably in the range of between 1 and 2% of the total weight of ceramic filler.

10

15

20

25

30

35

40

45

50

55

60

65

TABLE 2

EXAMPLE	SILANE LEVEL (%)	ASH CONTENT (%)	WATER ABSORPTION 24hr, 23°C (%)	PEEL STRENGTH (lb/inch) (%)	YOUNG'S MODULUS (psi)	TENSILE STRENGTH (psi)		X-Y CTE, 0-120°C, (ppm°C-1)	Z-dir CTE, 0-120°C, (ppm°C-1)
						X-Y CTE, 0-120°C, (ppm°C-1)	Z-dir CTE, 0-120°C, (ppm°C-1)		
9	0	60.2	1.777	1.651	5.7	25,000	600	14	19
10	0.25	60.4	0.312	0.305	7.2	143,000	1630	16	26
11	0.50	60.8	0.124	0.121	8.0	125,000	1850	16	27
12	1.0	61.0	0.111	0.096	6.8	132,000	1890	17	26
13	2.0	60.2	0.108	0.076	11.1	81,000	1490	20	35
14	4.0	56.7	0.105	0.080	15.1	61,000	1530	22	35

In Examples 15-19, four different types of thermally stable silane coatings are compared to a control having no silane coating. All coatings are done at 1% levels. As shown in TABLE 3, all coatings provide dramatic.

5

10

15

20

25

30

35

40

45

50

55

60

65

0 279 769

surprising and unexpected results in terms of reducing water absorption, improving copper adhesion and improving strength. As mentioned, DC X1-6100 is the preferred coating due to thermal stability and consistency of the below listed favorable results.

5

10

15

20

25

30

35

40

45

50

55

60

65

EXAMPLES COATING	ASH (t)	DENSITY (g/cm ³)	24hr, 500°C(t)	48hr, 500°C(t)	PEEL STRENGTH (lb/inch)	YOUNG'S MODULUS (kpsi)	DIELLECTRIC CONSTANT	DISSIPATION FACTOR
15 Prosil 246 @ 1%	51.9	2.160	0.218	0.246	9.3	97	1200	2.84
16 A-50 @ 1%	50.8	2.168	0.681	0.690	8.8	102	1200	2.83
17 DC XI-6100 @ 1%	51.8	2.162	0.217	0.248	10.5	99	1300	2.84
18 DC Z-6020 @ 1%	52.6	2.150	0.569	0.575	9.9	120	1150	2.83
19 No Coating	51.6	2.160		0.895	7.8	91	900	2.83

TABLE 3

The electrical substrate material of the present invention is highly filled with ceramic, preferably silica. FIGURE 7 is a graphical representation showing the effect of filler level on the X-Y plane thermal expansion

5

10

15

20

25

30

35

40

45

50

55

60

65

5 coefficient of the material of the present invention. The measurements were taken on a plurality of samples (having varying amounts of filler) as measured on a thermo-mechanical analyzer over a temperature range of 0-120°C. It will be appreciated that although it is difficult to match the thermal expansion of ceramics, it has been demonstrated (see FIGURE 10 discussed below) that CTE's in the 10-20 ppm °C⁻¹ range can result in high solder joint reliability, as stresses are kept at a minimum due to the high degree of compliancy of the material of the present invention. Thus, as shown in FIGURE 7, at relatively high percentages of ceramic filler, the CTE lessens and approaches that of ceramics.

10 FIGURE 8 shows the effect of varying the amount of filler level on the Z-direction thermal expansion coefficient also as measured by a thermo-mechanical analyzer over a temperature range of 0-120°C. Again, at high filler levels, the Z-direction CTE goes steadily downwardly (see also FIGURE 11 discussed below). Significantly, as is evident in both FIGURES 7 and 8, the X-Y and Z direction CTE's may be tailored to favor copper, ceramic or other materials simply by adjusting filler levels.

15 Table 4 shows the effect of fiber level and filler size distribution on processing thin (i.e., 0.0015") sheet materials (all of the samples having a ceramic filler content of about 62%). Samples were made (1) with standard filler size distribution (mean particle diameter of roughly 10-15 µm); (2) with equal to or greater than 30 µm particles removed; (3) with 1% glass fiber; and (4) with no glass fiber. The results clearly show that manufacture of very thin sheet materials is much easier for compositions without glass fibers and without filler particles having a larger mean particle dimension.

20

TABLE 4

25

**Effect of Fiber Level & Filler Size Distribution
on processing of 0.0015" sheet materials**

30

**Standard Filler
size distribution**

**Standard Filler w/
all particles 30 µm removed**

35

1% glass fiber Many pinholes
 poor edge quality
 (tears)
 unable to reach 0.0015"
 in 5 calender passes

Few pinholes
poor edge quality
(tears)

40

45

50

0% glass fiber Many pinholes
 good edge quality

No pinholes
good edge quality

COMPARISON OF THE PRESENT INVENTION WITH PRIOR ART ELECTRICAL SUBSTRATE MATERIALS

55 The detailed evaluations of the electrical substrate material of the present invention relative to known prior art substrate materials are set forth below and are divided into two parts: electrical performance; and surface mount reliability. Wherever possible, the performance of the present invention (RO-2800) is compared to other prior art PWB substrate materials and integrated circuit chip carriers such as PTFE/microfiberglass, epoxy/woven glass, polyimide/woven glass, PTFE/woven glass, polyimide/woven quartz, and polyimide/Kevlar (a registered trademark of E.I. duPont de Nemours Co.).

60

I. ELECTRICAL PERFORMANCE

65

A. Propagation Delay

The silane coated ceramic filled fluoropolymer PWB substrate material in accordance with the present invention (RO-2800) is the lowest dielectric constant PWB material with respectable performance for surface mount applications, as will be demonstrated hereinafter. With a dielectric constant of 2.8-2.9, propagation delays can be reduced by as much as 30% compared with the woven glass fabric reinforced epoxy and polyimide materials, and by as much as 10% over polyimide laminates reinforced with quartz or Kevlar fabric. This data is summarized in TABLE 5. It will be appreciated that while PTFE/microfiberglass materials do exhibit lower dielectric constants and propagation delays relative to the present invention, the adverse thermo-mechanical properties of these materials make them unsuitable for surface mount applications.

5

10

15

TABLE 5
Effect of Dielectric Constant on Propagation Delay

Dielectric Material	Dielectric Constant	Propagation Delay (insec/foot)	Speed Efficiency*	
Air	1.0	1.0167	100%	
PTFE/ Microfiberglass	2.2	1.5080	67%	25
RO-2800 (Present Invention)	2.8	1.7012	60%	30
Polyimide/Woven Quartz	3.35	1.8609	55%	35
Polyimide/Woven Kevlar	3.6	1.9291	53%	40
Polyimide/Woven Glass	4.5	2.1567	47%	45
Epoxy/Woven Glass	4.8	2.2275	46%	50

*Speed Efficiency = Propagation Delay Thru Air
Propagation Delay Thru PWB

55

B. Crosstalk

Crosstalk can be defined as undesirable coupling of energy between signal traces. In high performance digital computer systems, circuit densities are very high, resulting in small spacing between traces. As the line spacing decreases, crosstalk becomes a major problem.

60

In this comparison, the "dual" stripline geometry shown in Figure 5 was used because of its widespread use in multi-layer constructions. The line widths were held constant at 0.005", and the total ground plane spacing was chosen to maintain a nominal characteristic impedance of 50 ohms when the X and Y direction signal

65

layers were separated by 0.005" dielectric.

As is shown in FIGURE 9, a 6 mil space between signal traces would result in less than 2% crosstalk for the present invention (RO-2800), compared to an 8 mil space required for polyimide/quartz and 11.5 mil space required for epoxy/glass. These differences are very significant in high performance applications, enabling circuit designers to route traces closer to one another when using the novel PWB substrate in accordance with the present invention.

C. Rise-Time Degradation

Rise-time degradation through the PWB becomes a significant problem when trace lengths are long and switching speeds are increased. The rise-time degradation for an RO-2800 (present invention) circuit was compared to some conventional PWB materials (epoxy/woven glass and polyimide/woven glass) and a high performance "microwave" material (PTFE/microfiberglass). Standard stripline constructions (see FIGURE 4) were chosen, with line widths in the 3.9 to 5.9 mil range and Z_0 in the 49 to 70 ohms range.

A Tektronix 7854 oscilloscope with the 7S12 TDR plug-in module was used for all tests. Trace lengths were 19.6 inches long, the TDR rise-time was typically 25 psec and input rise-time was typically 137 psec.

The rise-time degradation data is shown in TABLE 6. From this data, two effects are noted:

- (1) the effect of the dielectric material; and
- (2) the effect of circuit construction

The first effect can be attributed to the difference in dissipation factors for the various materials tested, particularly at high frequencies. Attenuation of the high frequency components of a signal pulse results in a less sharply defined pulse and therefore, rise-time degradation. PTFE/microfiberglass and RO-2800 laminates exhibit low dissipation factors well into the GHz range, with values at 10 GHz as low as 0.0008 and 0.002 respectively. Data describing the dissipation factor at high frequencies could not be found for the other materials tested. However, even at 1 MHz, the dissipation factors are in the 0.01 to 0.02 range. The tests show that RO-2800 (present invention) resulted in a 40 to 55% reduction in rise-time degradation compared with the polyimide/glass and epoxy/glass materials. As expected, the lowest loss material, PTFE/microfiberglass, resulted in the lowest rise-time degradation, exhibiting an 18% improvement over the present invention (RO-2800).

30

35

40

45

50

55

60

65

TABLE 6
Rise-Time Degradation

<u>Material</u>	<u>W(mils)</u>	<u>z_o(ohms)</u>	<u>Tr(psec)</u>	<u>Tr/L (psec/ft)</u>	
PTFE/Microfiberglass	4.8	64	139	86	5
PTFB/Microfiberglass	5.1	79	111	68	10
RO-2800	5.0	49	165	102	
RO-2800	4.4	51	165	102	
RO-2800	5.1	69	139	86	15
RO-2800	5.2	75	139	86	
Epoxy/Woven Glass	4.9	51	366	225	
Epoxy/Woven Glass	4.7	75	303	187	
Polyimide/Woven Glass	5.9	58	236	145	20
Polyimide/Woven Glass	3.9	74	259	159	
<hr/>					
Stripline circuits, trace length (L) = 19.6 inches					
$Tr = (Tr_0^2 - Tr_1^2)^{1/2}$ = rise-time degradation					
Tr/L = rise-time degradation per unit trace length					
<hr/>					

D. Transmission Line Losses

A number of transmission line parameters affect the attenuation of microwave signals in stripline, including: 40
 ϵ_r , loss tangent or dissipation factor, conductor resistivity, surface finishes, conductor thicknesses, and circuit configurations.

Results for calculations on RO-2800 (present invention) and PTFE/microfiberglass materials for 50 ohm stripline with 5 mil line width using 1 ounce copper are shown in TABLE 7. PTFE/microfiberglass is used for microwave applications requiring low loss. As can be seen in the table, RO-2800 performed as well as the premier microwave materials from 1 MHz to 10 GHz in this stripline construction. This particular construction was chosen because of the trend towards narrow lines for high speed digital packaging. 45

35

40

45

50

55

60

65

0279769

TABLE 7
Transmission Loss Versus Frequency,
RO-2800 Versus "Microwave Material"

5

	<u>Frequency (GHz)</u>	<u>Transmission Loss (db/inch)</u>	
		<u>RO-2800</u>	<u>PTFE/Microfiberglass</u>
10	0.001	9.6×10^{-5}	9.5×10^{-5}
	0.001	9.6×10^{-4}	9.5×10^{-4}
	0.1	9.6×10^{-3}	9.5×10^{-3}
15	0.25	0.022	0.024
	0.5	0.048	0.048
	1.0	0.096	0.095
	5.0	0.479	0.477
20	10.0	0.957	0.953

50 ohm stripline

5 mil line width, 1 ounce ED copper

25

30

35

II. SURFACE MOUNT RELIABILITY

Some key thermal/mechanical properties of several materials are listed in Table 8. The two materials listed at the bottom of the table are reference materials: alumina is often used as a chip carrier material, and copper is usually the metal conductor on a PWB. All of the other materials are PWB materials that can be separated into the following categories: fluoropolymer materials (PTFE/glass, RO-2800), specialty reinforcements (polyimide/quartz, polyimide/KEVLAR) and conventional materials (polyimide/glass, epoxy/glass).

40

45

50

55

60

65

Material	CTE-XY (ppm°C [°])	CTE-Z (ppm°C [°])	Thermal Conductivity W/m/K	Modulus of Elasticity (Mpsi)	Density (lb/in ³)
PTPE/glass	24	261	0.26	0.14	0.079
RO2800	16-19	24	0.44	0.1	0.072
Polyimide/quartz	6-8	34	0.13	4.0	0.07
Polyimide/KEVLAR	3.4 - 6.7	83	0.12	4.0	0.06
Polyimide/glass	11.7 - 14.2	60	0.35	2.8	0.066
Epoxy/glass	12.8 - 16	189	0.18	2.5	0.065
Alumina	6.5	6.5	16.8	37.0	0.13
Copper	16.9	16.9	394	17.0	0.324

THERMAL/MECHANICAL PROPERTIES

The present invention was evaluated for use in surface mount applications by thermal cycling test boards populated with leadless ceramic chip carriers.

5

10

15

20

25

30

35

40

45

50

55

60

65

The compiled results of solder joint failure versus thermal cycle number for each material in Table 8 are graphically shown in FIGURE 10. As shown, the performance of the present invention (RO-2800A) is superior to that of standard epoxy/glass substrates and glass-reinforced fluoropolymer materials, and only slightly less reliable than polyimide/Kevlar and polyimide-quartz boards. If additional filler is added to RO-2800 to reduce the X-Y CTE to approximately 10 ppm °C, then surface mount reliability can be even better than the polyimide quartz boards. A material with this additional filler is identified as RO-2800B in FIGURE 10.

As the thermal expansion coefficient of the PWB approaches that of the ceramic chip carrier, the differential strain is reduced, resulting in reduced stress at the solder joints of surface mounted LCCC's. Although the CTE of the present invention is not as closely matched to ceramic chip carriers as some other substrate alternatives, its compliant nature plays a major role in reducing stress at the solder joint. This results in surface mount reliability that is comparable to these other materials for 28 and 68 I/O LCCC's.

FIGURE 11 is a graphical representation of the effect of substrate CTE on plated through hole (PTH) reliability. In FIGURE 11, a plot of differential strain versus CTE of the PWB in the Z-direction is shown. For a ΔT of 263°C, differential strains for most PWB materials will lie between 2 and 13%; for RO-2800, this value is less than 1%.

Primarily due to its lower dielectric constant and lower dissipation factor (especially at high frequencies), the PWB substrate material of the present invention exhibits improved electrical performance over other materials being considered for high speed digital applications. A PWB material that offers designers improved electrical performance, and a substrate suitable for SMT with reliable plated through holes will go a long way toward optimizing the interconnection system, complementing the performance of high speed logic devices.

Other features and advantages of the present invention are summarized in the following TABLE 9.

25

TABLE 9

	FEATURE	BENEFITS OVER PRIOR ART
30	Low dielectric constant	<ul style="list-style-type: none"> - High propagation velocity (as much as 25% higher) - Low cross-talk (as much as an order of magnitude lower)
35		<ul style="list-style-type: none"> - Reduced Multilayer board thicknesses
40	Low loss at high frequencies	<ul style="list-style-type: none"> - Lower rise-time degradation (by as much as 4 times) - Suitable for microwave use
45	Low CTE X-Y plane, compliant	<ul style="list-style-type: none"> - Suitable for surface mount technology
50	Low CTE Z-direction	<ul style="list-style-type: none"> - Excellent plated through hole reliability
55	Excellent ϵ_r and thickness control	<ul style="list-style-type: none"> - Improved Zo control
60	Higher thermal conductivity	<ul style="list-style-type: none"> - Better power dissipation

65 Finally, it is clear from the foregoing data and comparisons that while some PWB substrates have better

electrical properties than RO-2800 (e.g.PTFE/Glass) and some PWB substrates have better thermal expansion properties than RO-2800 (e.g. polyimide/quartz, and polyimide/Kevlar), none of these prior art electrical substrate materials have as good combined electrical and thermo-mechanical properties which make them well suited for the next generation of high speed electronic components as well as surface mount technology.

5

Claims

10

1. An electrical substrate material comprising fluoropolymeric material; ceramic filler material having a low dielectric constant, low loss and low coefficient of thermal expansion, said filler material being in an amount of at least about 55 weight percent of the total substrate material, and said ceramic filler being coated with a silane coating.
2. A material as claimed in claim 1, including fiber reinforcement material.
3. A material as claimed in claim 2, wherein said fiber reinforcement material has a weight percent of equal to or less than 2 %.
4. A material as claimed in claim 2 or 3 wherein said fiber reinforcement material is glass fiber.
5. A material as claimed in claim 4, wherein said glass fiber is microglass fiber.
6. A material as claimed in claim 1, wherein said fluoropolymeric material is selected from the group comprising polytetrafluoroethylene, hexafluoropropene, tetrafluoroethylene or perfluoro alkyl vinyl ether.
7. A material as claimed in claim 1, wherein said ceramic filler comprises silica.
8. A material as claimed in claim 7, wherein said silica comprises amorphous fused silica powder.
9. A material as claimed in claim 1, wherein said silane coating is selected from the group comprising p-chloromethyl phenyl trimethoxy silane, amino ethyl amino trimethoxy silane, a mixture of phenyl trimethoxy silane and amino ethyl amino propyl trimethoxy silane.
10. A material as claimed in claim 1, wherein said silane coating is in an amount of at least 1 weight percent relative to the weight of the ceramic filler.
11. A material as claimed in claim 1, wherein said ceramic filler comprises particles and wherein the mean particle size varies from about 10 to 15 μm .
12. A material as claimed in claim 1, including at least one layer of conductive material disposed on at least a portion of said electrical substrate material.
13. Multilayer circuit including at least a first circuit layer and a second circuit layer, the improvement comprising an adhesive layer sandwiched between the first and second circuit layers, said adhesive layer comprising a material in accordance with anyone of claims 1 to 12.
14. A multilayer circuit as claimed in claim 13, including at least one plated through hole.
15. Integrated circuit chip carrier package comprising a material in accordance with any one of the claims 1 to 12.

15

20

25

30

35

40

45

50

55

60

65

06 04 88

0279769

FIG. 1





FIG. 2



06 01 66

0279169

FIG. 3





FIG. 4



06 01 80

0279769

FIG. 6





FIG. 5




06 04 86

FIG. 7

0279763

EFFECT OF FILLER LEVEL ON
XY PLANE THERMAL EXPANSION
COEFFICIENT (0-120 °C)



06 04 86

FIG. 8

02797E9

EFFECT OF FILLER LEVEL ON
Z-AXIS THERMAL EXPANSION
COEFFICIENT (0-120 °C)





FIG. 9A 00

0279769

FIG. 9
BACKWARD CROSSTALK vs. LINE SPACING




06 04 86

0279769

FIG. 10

SOLDER JOINT RELIABILITY

THERMAL CYCLING TEST RESULTS FOR PWB SUBSTRATES
68 I/O LCCC





CA OH 68

0279719

FIG. II

Differential Strain
on PTH vs CTE
of PWB;
 $\Delta T = 263^\circ\text{C}$







Europäisches Patentamt
European Patent Office
Office européen des brevets

⑪ Publication number:

0 279 769
A3

⑫

EUROPEAN PATENT APPLICATION

㉑ Application number: 88630026.8

㉓ Int. Cl. 5: H05K 1/03, H01L 23/14,
H01B 3/12

㉒ Date of filing: 17.02.88

㉔ Priority: 17.02.87 US 15191

㉕ Applicant: ROGERS CORPORATION
Main Street
Rogers, Conn. 06263(US)

㉖ Date of publication of application:
24.08.88 Bulletin 88/34

㉗ Inventor: Arthur, David J.
31 Fales Avenue
Norwood Massachusetts 02063(US)
Inventor: Mosko, John C.
2418 Calf Run Drive
Wilmington Delaware 19808(US)
Inventor: Jackson, Connie S.
R.R. No. 1, Box 302
Thomson Connecticut 06277(US)
Inventor: Traut, Robert G.
Route 6A
Killingly Connecticut 06239(US)

㉘ Designated Contracting States:
DE FR GB IT

㉙ Date of deferred publication of the search report:
22.08.90 Bulletin 90/34

㉚ Representative: Meyers, Ernest et al.
Office de Brevets FREYLINGER & ASSOCIES
B.P. 1 321, route d'Arlon
L-8001 Strassen(LU)


㉛ Electrical substrate material, multilayer circuit and integrated circuit chip carrier package comprising said material.

㉜ The electrical substrate material preferably comprises polytetrafluoroethylene filled with silica along with a small amount of microfiberglass. In an impor-

tant feature of this invention, the ceramic filler (silica) is coated with a silane coating material.

EP 0 279 769 A3

FIG. 2





European Patent
Office

EUROPEAN SEARCH REPORT

Application Number

EP 88 63 0026

DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int. Cl.4)
A	US-A-4 036 807 (I.C.I.) * Column 2, lines 53-60; column 3, lines 39-67; claim 1 * ---	1,6-7	H 05 K 1/03 H 01 L 23/14 H 01 B 3/12
A,D	US-A-4 335 180 (RODGERS CORP.) * Column 2, lines 7-10; column 2, line 20 - column 3, line 43; column 6, lines 12-17 * ---	1-8,12	
A	FR-A-1 601 622 (FARBWERKE HOECHST AG VORMALS MEISTER LUCIUS & BRÜNING) * Abstract 1,2 * ---	1	
A	US-A-3 546 011 (DEUTSCHE GOLD- UND SILBER-SCHELDEANSTALT) -----		
TECHNICAL FIELDS SEARCHED (Int. Cl.4)			
H 05 K H 01 L H 01 B C 08 K			
The present search report has been drawn up for all claims			
Place of search	Date of completion of the search	Examiner	
THE HAGUE	29-05-1990	SCHUERMANS N.F.G.	
CATEGORY OF CITED DOCUMENTS		T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document	
X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document			

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- BLACK BORDERS**
- IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- FADED TEXT OR DRAWING**
- BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- SKEWED/SLANTED IMAGES**
- COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- GRAY SCALE DOCUMENTS**
- LINES OR MARKS ON ORIGINAL DOCUMENT**
- REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- OTHER:** _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.